Microcode

Like any boolean function, and ASM’s next-state function can be implemented as a table look-up, realized with a memory device. This is standard technique with several advantages.

Several optimization techniques apply. Some of these are illustrated as we refine a simple implementation scheme, below. Since memories grow exponentially with the number of address bits and proportionately with the number of data bits, the primary goal is to reduce the number of address bits.

Illustration

Initial Implementation

Suppose we begin with the ASM shown below.

A direct, table-lookup implementation of the ASM introduces registers to hold the current control state. It requires a $16 \times 5$ ROM. A word in this memory has two fields, one containing the next-state function value and the other generating the command bits from the ASM. There must be one address bit for each bit of the encoded state (it would make little sense to use a one-hot state encoding)
and one for each status bit.

One-fourth of the memory is unused since there are only three states.
**Encoded tests**

With a bit of external hardware, we can reduce the memory size by half (in this case). A selector is added to choose which of the test inputs, $X$ or $Y$, is in effect for a given state. This refinement is valid because the ASM has at most one decision block in each state. A similar optimization would apply in more general cases by more selectors, as dictated by the most complex branch in the ASM.

![Diagram of an 8x5 ROM with selectors and state transitions](image)

<table>
<thead>
<tr>
<th>address</th>
<th>next</th>
<th>command</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0</td>
<td>1 0 1</td>
<td>0 1 1 0 1</td>
</tr>
<tr>
<td>0 0 1</td>
<td>0 1 1</td>
<td>0 0 1 0 0</td>
</tr>
<tr>
<td>0 1 0</td>
<td>0 0 1</td>
<td>0 0 1 0 0</td>
</tr>
<tr>
<td>1 0 0</td>
<td>1 0 1</td>
<td>1 0 0 0 1 0 0</td>
</tr>
<tr>
<td>1 0 1</td>
<td>1 0 0</td>
<td>1 0 0 0 0 1 0 0</td>
</tr>
<tr>
<td>1 1</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

An alternative is to restrict our ASMs to have at most one decision branch per state. The choice depends on several factors, and whether the goal is to do custom design or develop supporting tools.
Test selection

Instead of using the current-state value (BA) for selecting a condition to test, we gain some generality by adding a test selection bit to the command word. At the expense of a slightly larger ROM, we get a more orthogonal separation of control flow—the business of the controller—and architecture status.

The real price of this “orthogonality” is to restrict the form of the ASM; we are exchanging expressiveness for regularity in the implementation.
Jump codes

If you look at the ROM above, redundancy in the control outputs, P, Q, and R begins to be apparent. It requires two words to represent each state in the ASM. If we could merge these two words into one, we could again halve the size of the ROM.

The idea is to put both the alternative next-state values in a single word and externalize the selection.

This merging results in a conflict in the conditional output, R. One way to handle this problem is to externalize the selection of conditional outputs, but we shall not pursue that avenue.

An alternative solution is, simply, to eliminate conditional outputs. This is a big sacrifice in expressiveness, but not necessarily in functionality. Usually, it is possible to write down an equivalent ASM, or one that is adequate if we make adjustments to the architecture. The modified ASM, below, is pretty close in
behavior to the initial ASM.

Fortunately, we have a spare encoding to assign to the newly introduced state, $M$.

Now we end up with a $4 \times 8$ microcode memory:
Jump Bits

For an ASM with a large number of states, storing two alternative next-state values is costly. The restrictions imposed on ASMs—single test, no conditional outputs—leave us with just two kinds of state transitions,

Since we have made these restrictions, perhaps there is a way to exploit them further. The refinement below reflects that fact that in such restricted ASMs, one can assign state encodings in such a way that, in most cases, one of the alternatives is the incremented current-state value. An incrementer is added
to the sequencer to compute the next-state value accordingly.

\[
\begin{array}{l}
\text{X} \\
\text{Y} \\
\text{X} \\
1
\end{array}
\]

\[
\begin{array}{l}
\text{S} \\
\text{T}
\end{array}
\]

\[
\begin{array}{l}
\text{P} \\
\text{Q} \\
\text{R}
\end{array}
\]

\[
\begin{array}{l}
\text{REG} \\
\text{BA}
\end{array}
\]

This implementation tactic opens the way for a more linear form of specification, looking something like sequential code. For our running illustration we need an additional test selection bits to enable us to reverse the sense of a test and provide a unconditional branch capability.
The AM2910 microcode sequencer

Fig. 1 shows the architecture of the AM2910 microcode sequencer and the Logic Engine’s generic implementation environment. The 2910 provides four sources for microinstruction addressing:

1. *Direct addressing* from an external source

2. *Initialized addressing* using an internal register

3. A *The micro-PC*, and internal counter

4. A five-deep *stack*

The generic sequencing architecture contains a *micro-pipeline* register which holds the current micro-instruction. It holds both the next-state value for microcontrol and the current commands presented to the design architecture. This register cleans up the asynchronous and glitchy outputs from the *micro-control memory*.

The Logic Engine used a static RAM memory to hold the microcode, rather than a ROM. A micro-instruction contains three fields.

- The *sequencing operation* specifying how the next-instruction is to be addressed. The sequencing operation contains
  - A four-bit *operation code*, OP.
  - A four-bit *condition code*, X containing
    - CIN (active high), which increments the 2910’s internal µPC.
    - CCEN (active low), enables testing of the design architecture’s test signal, T.
    - CC.INV (active high), complements the truth value of the design architecture’s test signal.
    - CC.FAIL overrides the design architecture’s test signal, forcing the condition code to fail.
  - A 12-bit *direct address*, D, for the next microinstruction.

- A *command word* of up to 64 bits (the word capacity of the Logic Engine’s control store). The command word typically has two fields,
  - A *test index* used to select a status condition from the architecture
  - A *command* presented to the architecture.
The 4-bit OP specifies one of the sixteen AM2910 instructions:

<table>
<thead>
<tr>
<th>code</th>
<th>OP</th>
<th>meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>JZ</td>
<td>Jump to location 0, clear the stack</td>
</tr>
<tr>
<td>0001</td>
<td>CJS</td>
<td>Conditional jump to subroutine at location (\mu PC)</td>
</tr>
<tr>
<td>0010</td>
<td>JMAP</td>
<td>Jump to the map address, provided externally</td>
</tr>
<tr>
<td>0011</td>
<td>CJP</td>
<td>Conditional jump to location (\mu PC)</td>
</tr>
<tr>
<td>0100</td>
<td>PUSH</td>
<td>Push with conditional load of (\mu PC)</td>
</tr>
<tr>
<td>0101</td>
<td>JSRP</td>
<td>Subroutine jump to R or (\mu PC)</td>
</tr>
<tr>
<td>0110</td>
<td>CJV</td>
<td>Conditional jump to the externally provided vector address</td>
</tr>
<tr>
<td>0111</td>
<td>JRP</td>
<td>Jump to R or (\mu PC)</td>
</tr>
<tr>
<td>1000</td>
<td>RFCT</td>
<td>Repeat loop at R if (R \neq 0) and decrement R</td>
</tr>
<tr>
<td>1001</td>
<td>RPCT</td>
<td>Jump to (\mu PC) if (R \neq 0)</td>
</tr>
<tr>
<td>1010</td>
<td>CRTL</td>
<td>Conditional return from subroutine.</td>
</tr>
<tr>
<td>1011</td>
<td>LDCT</td>
<td>Load (\mu PC) and continue</td>
</tr>
<tr>
<td>1100</td>
<td>CJPP</td>
<td>Conditional jump to (\mu PC) and stack pop</td>
</tr>
<tr>
<td>1101</td>
<td>LOOP</td>
<td>Conditionally jump to stack-top and pop the stack</td>
</tr>
<tr>
<td>1110</td>
<td>CONT</td>
<td>Continue</td>
</tr>
<tr>
<td>1111</td>
<td>TWB</td>
<td>Three-way branch to stack-top (CC true), D with stack-pop (CC false), or with stack-pop (CC false), or (\mu PC) (CC.EN false)</td>
</tr>
</tbody>
</table>

Logic Engine Assembly Language
Figure 1: AM2910 Architecture