

TECHNICAL REPORT NO. 221

A Tactical Framework
for Hardware Design

by

Steven D. Johnson, Bhaskar Bose & C. David Boyer

May, 1987

COMPUTER SCIENCE DEPARTMENT

INDIANA UNIVERSITY

Bloomington, Indiana 47405-4101

A Tactical Framework for Hardware Design

by

Steven D. Johnson, Bhaskar Bose, and C. David Boyer

Computer Science Department

Indiana University

Bloomington, IN 47405

Appears in *VLSI Specification, Verification and Synthesis*, Graham Birtwistle and P. A. Subramanyam (eds.), Kluwer Academic Publishers, pp. 349-384.

Research reported herein was supported in part by the National Science Foundation, under grants numbered DCR 84-05241 and DCR 85-21497, and by the Westinghouse Educational Foundation.

A Tactical Framework for Hardware Design

A Tactical Framework for Hardware Design*

Steven D. Johnson, Bhaskar Bose, and C. David Boyer
Computer Science Department
Indiana University
Bloomington, Indiana

Introduction

This work explores an algebraic approach to digital design. A collection of transformations has been implemented to derive circuits, but “hardware compilation” is not a primary goal. Paths to physical implementation are needed to explore the approach at practical levels of engineering. The potential benefits are more descriptive power and a unified foundation for design automation. However, these prospects mean little when the algebra is done manually. Hence, a basic, automated algebra is prerequisite to our experimentation with design methods.

The transformation system discussed in this paper supports a basic design algebra. At this early stage of its development, the system is essentially an editor for deriving digital system descriptions from certain applicative specifications and for interactively manipulating them. It is integrated with existing assemblers for programmable hardware packages, such as the PAL components used to implement the examples presented in Sections 3 and 5. The transformation system and back-end assemblers are implemented in Scheme [18], a Lisp dialect, by Bose [2].

The coherent manipulation of design descriptions is a significant problem. Digital engineering is governed by a variety of theories addressing orthogonal problem aspects. It is not enough to unify these treatments in some

*Research reported herein was supported, in part, by the National Science Foundation, under grants numbered DCR 84-05241 and DCR 85-21497, and by the Westinghouse Educational Foundation.

A Tactical Framework for Hardware Design

metalanguage, for they must also be integrated. In any design instance, independent aspects become dependent facets, and hence, designs simultaneously decompose in distinct hierarchies. In this paper, we look at the separation of algorithm and architecture, the logical hierarchy of functional units, and the organization of physical components. The direction of this work is to find ways to maintain orthogonal views of a description as it is manipulated toward an implementation.

The examples in this paper are implemented as externally clocked systems, often called "synchronous systems" or "clocked sequential systems." The underlying model of sequential behavior is simply realized by a global clock. There is nothing to preclude other realizations of timing, although we have not done so. The examples show a transformational approach to synchronous design. They follow a structured digital design strategy to obtain comparable implementations. They also reflect a more general design methodology.

Section 1 is an informal discussion of how the approach is related to standard methods. The key idea, and central subject of this paper, is a class of transformations called *system factorizations*. These are used to isolate a level of detail while maintaining the global coherence of a circuit description.

We use an algebra on applicative notation. Section 2 gives a brief look at this language and its use to describe sequential systems. Functional recursion equations are used as specifications. Part of the algebra is to correctly translate these specifications into sequential-system descriptions, and Section 2 concludes with a simple characterization relating the two forms of description.

Section 3 is a first example of design derivation, and it serves several purposes. Most important is the illustration of the transformation algebra, and in particular, the factorization of subsystems. At the same time, a generic treatment of synchronous communication is discussed. We then explain how the transformation system is integrated with PAL assemblers to obtain physical implementations. Integration with VLSI tools is in progress. Section 3.3 is a brief discussion promoting the free use of functional abstraction in describing sequential systems. This notion is not explicitly used later, so Section 3.3 may be skipped.

Section 4 explores system factorizations in more detail, laying out basic laws from which transformations are composed. The parameters in factorization are discussed.

Section 5 reviews the derivation and implementation of a garbage collector. This example shows how the basic algebra presented in this paper applies

A Tactical Framework for Hardware Design

to a non-trivial design exercise. The accompanying figures (5-1 through 5-6) are developed directly from representations used by the transformation system. It is the form of these figures, not their content, that is of interest. They are included to convey the sense of engineering in this syntactic framework. Boyer gives details of the collector's design [4].

The garbage collector's derivation is targeted to a bit-slice implementation in PAL components. Repeated factorizations lead to an appropriate physical decomposition and bring a substantial portion of the design into programmable technology. This derivation strategy also bypasses the problem of incorporating representations in higher level descriptions. This issue is discussed in the conclusion.

1. The Relationship to Conventional Synchronous Design

Synchronous design isolates the algorithmic aspect of a problem—often specified as a finite-state machine, flowchart, or procedure—and refines a preliminary architecture once control is understood. We view this as a translation between dialects of recursive expression, a perspective that is projected in the ideogram

$$S_{\Theta/\Gamma} \longrightarrow I_{\Theta/\Gamma} \longrightarrow C_{\Theta/\Gamma} \longrightarrow C'_{\Gamma} \parallel \Theta_{\Gamma} \longrightarrow \dots$$


This formula expresses nothing formal beyond the notion of transformation. S is a problem specification, which for us is a system of function definitions. S is expressed in terms of a vocabulary, Θ/Γ , of primitive constants, operations, predicates, and so forth, called the *basis*, or “ground type.” The basis is an aggregate of complex objects (Θ) and concrete objects (Γ). Some examples are arrays of integers, queues of characters, sets of points. The complex/concrete distinction is subjective and hierarchical; Γ represents an intended level of description.

The first engineering task is transforming S to a form conducive to hardware implementation. Previous papers develop this phase of design derivation [12, 14, 13]. I stands for “*iterative*”—that class of recursion schemata that characterizes sequential control. In software, $S \rightarrow I$ is sometimes called “recursion removal,” but implementing recursion in Θ is not precluded. An explicit treatment of control is one argument for the power of a functional algebra, but that is apart from the subject here. In this paper, all specifications are iterative to begin with.

A Tactical Framework for Hardware Design

C is a sequential-system description. We have shown that such descriptions are mechanically derivable from iterative specifications [14]. The transformation $I \rightarrow C$ is implemented and this phase of design derivation is automatic. C has the same ground type as I , but its interpretation is "behavioral." Where before, variables ranged over values, in C they denote sequences of values. We are interested in other interpretations of C as well, such as its description of physical connectivity or graphical layout [16, 3].

C is an abstract description because its sequences hold complex objects. It is refined to a more concrete description by factoring Θ as an *abstract component*. The formula $C' \parallel \Theta$ is meant to suggest a communicating system. C' is subject to further refinement and Γ to further decomposition. What makes this kind of transformation a factorization is that terms inside the *sub-system* Θ may be retained in C' .



One purpose of a *system factorization* is to segregate problem dependent concrete terms from terms that are intrinsic to the type abstraction. The entailed analysis may depend both on the structure of the basis and also on prior assumptions of how Θ is implemented. Our present concern is exploring how to parameterize syntactic transformations in support of such analysis.

For the purpose of contrast, we would describe standard synchronous design methods as

$$I_{\Gamma} \parallel \Theta_{\Gamma} \rightarrow C'_{\Gamma} \parallel \Theta_{\Gamma} \rightarrow \dots$$

The engineer makes an estimate of the architecture required to solve a problem, then develops control algorithm I to govern that architecture. A hardware realization of control is then compiled or systematically derived; that is, C' is Θ 's controller. Communication is implicit in the control specification

A Tactical Framework for Hardware Design

language. For example, in finite-state [10] and ASM [22] notations, variables denote the presence of a value *now*; and this is also true in higher level hardware description languages.

The basis Θ/Γ of a functional specification corresponds to the estimate of architecture. The initial transformations secure the global design description as control is isolated. That is, a correct description of connectivity is maintained as the control is incorporated in architecture. However, complex (i.e., complex typed) behaviors arise in descriptions thus derived. Factorizations isolate concrete terms that are actually implemented from those that serve to preserve the global coherence of a description. It is a thesis of this work that many aspects of digital engineering can be addressed in this manner.

2. Notation and Background

Descriptions are built from applicative *terms*, such as $f(x, c)$, where operation symbols like f and constant symbols like c come from a given basis and x is a variable. Functional values are allowed; the lambda-expression $\lambda\mathcal{X}.\mathcal{E}$ denotes the function with rule \mathcal{E} and parameter \mathcal{X} . In function definitions it is conventional to suppress the lambda, writing

$$\text{AndNot}(u, v) \stackrel{d}{=} \text{and}(u, \text{not}(v))$$

instead of

$$\text{AndNot} = \lambda(u, v) . \text{and}(u, \text{not}(v)).$$

Function names are written in *slanted* font, variables in *italic* font and constants in sans serif font. The names of defined functions, such as *AndNot*, are capitalized. Product formation is expressed with brackets. For instance, we might describe a multiple output function

$$\text{BitSum}(a, b, c_{\text{in}}) \stackrel{d}{=} [s, c_{\text{out}}] \quad \text{where} \quad \begin{cases} s = \text{parity}(a, b, c_{\text{in}}) \\ c_{\text{out}} = \text{majority}(a, b, c_{\text{in}}) \end{cases}$$

A *recursion equation* is a simultaneous system of function-defining equations. There are examples throughout this paper. Function definitions usually involve *conditional* expressions, sometimes written as

$$P \rightarrow E, E'$$

A Tactical Framework for Hardware Design

and sometimes as case-statements such as

$$\begin{aligned} \text{per instruction viz } \mathbb{C} &: E_1 \\ R &: E_3 \\ W &: E_2 \end{aligned}$$

This form expresses a simple selection; the *per*-expression is always a variable and the case labels are always constants.

An expression is *simple* if it contains no recursively defined function symbols; otherwise it is *recursive*. A simple function definition is called a *combination*. A recursive term is *tail-recursive* if its only defined symbol is in the outermost applied position. A recursion equation is *iterative* if each branch of every conditional is either simple or tail-recursive. All but one of the examples in this paper are iterative.

Circuits are also described with applicative expressions, but the interpretation is sequential. The *signal* $\boxed{f}(X, \mathbb{C})$ denotes the sequence S in which $S_i = f(X_i, c)$. The boxes are a convention to distinguish the sequential interpretation and are omitted later. Signal variables are upper case.

Abstraction is extended so that, for example

$$\boxed{\text{AndNot}}(A, B) \equiv \boxed{\text{and}}(A, \boxed{\text{not}}(B))$$

and

$$\boxed{\lambda(u, v) . f(u, g(u, v))}(X, Y) \equiv \boxed{f}(X, \boxed{g}(X, Y))$$

The two-way selector $\boxed{\text{if}}$ is a sequential conditional.

$$\text{If } X = \boxed{\text{if}}(P, S, S') \text{ then } X_k = \begin{cases} S_k, & \text{if } P_k \text{ is true,} \\ S'_k, & \text{if } P_k \text{ is false.} \end{cases}$$

The operator $\text{'!}'$ prefixes a value to a signal. It expresses storage or delay.

$$\text{If } X = \text{'!}' S \text{ then } X_0 = \text{'!}' \text{ and } X_{k+1} = S_k.$$

A *system description* is a collection of simultaneous signal-defining equations. For example,

$$\begin{aligned} \text{Toggle}(C, T) &\stackrel{\text{d}}{=} Q \\ \text{where} & \\ Q &= \text{'!}' \boxed{\text{if}}(C, \boxed{\text{false}}, Z) \\ Z &= \boxed{\text{if}}(T, \boxed{\text{not}}(Q), Q) \end{aligned}$$

A Tactical Framework for Hardware Design

describes a storage element that is cleared to false whenever signal C is true and otherwise inverts its content whenever signal T is true. The symbol ϕ stands for an unspecified value; it can mean “don’t know” or “don’t care” or “don’t care to say,” depending on the context. In *Toggle* $\phi \in \{\text{true}, \text{false}\}$. According to the sequential interpretation, the recursively defined signal Q is given by

$$Q_0 = \phi \quad \text{and} \quad \begin{aligned} Q_{k+1} &= \begin{cases} \text{false} & \text{if } C_k = \text{true} \\ Z_k & \text{if } C_k = \text{false} \end{cases} \\ Z_k &= \begin{cases} \text{not}(Q_k) & \text{if } T_k = \text{true} \\ Q_k & \text{if } T_k = \text{false} \end{cases} \end{aligned}$$

The left-hand sides of signal equations may be groupings when the defining expression involves multiple-output operations. For example, one might describe an adder using the *BitSum* combination:

$$\begin{aligned} \text{Adder}([A_n \dots A_0], [B_n \dots B_0], C_0) &\stackrel{d}{=} [C_{n+1} \ S_n \ \dots \ S_0] \\ \text{where} \quad [C_1, S_0] &= \text{BitSum}(A_0, B_0, C_0) \\ &\vdots \\ [C_{n+1}, S_n] &= \text{BitSum}(A_n, B_n, C_n) \end{aligned}$$

The *Adder* combination is “combinational” and could stand in either the discrete or sequential interpretation (From here on, the boxes are omitted). Our system currently has no means to recognize ellipses, or to understand making n a parameter in *Adder*. Such constructs are desirable and are used throughout this paper.

At the core of this work is a proposition relating recursion equations to system descriptions. If \mathcal{P} , \mathcal{T} , and \mathcal{R}_i are all simple expressions, the function definition

$$\mathbf{F}(x_1, \dots, x_n) = \mathcal{P} \rightarrow \mathcal{T}, \mathbf{F}(\mathcal{R}_1, \dots, \mathcal{R}_n)$$

is equivalent to the system description

$$\begin{aligned} \mathbf{C}(\check{x}_1, \dots, \check{x}_n) &\stackrel{d}{=} [P \ T] \\ \text{where} \quad X_1 &= \check{x}_1 ! \mathcal{R}_1 \\ &\vdots \\ X_n &= \check{x}_n ! \mathcal{R}_n \\ P &= \mathcal{P} \\ T &= \mathcal{T} \end{aligned}$$

A Tactical Framework for Hardware Design

That is, in $C(v_1, \dots, v_n)$ the signal T contains $F(v_1, \dots, v_n)$ as soon as P contains true [14]. Thus, a function with F 's form *transliterates* to a sequential-system description with the same terms.

The system C has the characteristics of externally clocked synchronous hardware: all combinational feedback passes through storage. Under minimal assumptions, an instance of C can be constructed from any iterative recursion equation. Thus, iterative schemata serve as a conservative specification language for synchronous-system designs.

3. Derivation of a Single Pulser

The *Single Pulser* is from a textbook by Winkel and Prosser on digital design [22]. This first example of design derivation is presented to give an intuitive idea of the algebra and to show how implementations are assembled from lower level system descriptions.

A second purpose is to develop a treatment of communication. In the general system description C at the end of Section 2, the "ready" signal P is scant acknowledgment that circuits coordinate with external behaviors. The Single Pulser, being almost purely communicative, sheds a harsh light on that characterization, making it plain that more expressiveness is needed. We attack the problem by introducing communication as an attribute of the ground type. This approach is self serving because it is on the abstraction of communication that we illustrate the notion of system factorization.

We begin with a specification of a two state process that outputs a unit pulse for every pulse on its synchronized input i .

$$\begin{aligned}
 ACK(i) = now?(i) &\rightarrow put(true, NAK(next(i))), \\
 &put(false, ACK(next(i))) \\
 NAK(i) = now?(i) &\rightarrow put(false, NAK(next(i))), \\
 &put(false, ACK(next(i)))
 \end{aligned} \tag{1}$$

Let us call the basis of this specification $PORT$, whose intended model is boolean communication, and let P be its domain of values. Input involves two operations: the predicate $now?: P \rightarrow \{true, false\}$ gives the current value and $next: P \rightarrow P$ gives subsequent behavior. $put: \{true, false\} \times P \rightarrow P$ builds output. Two laws for $PORT$, used later, are $now?(put(b, p)) \equiv b$ and $put(now?(p), next(p)) = p$.

Each branch of ACK and NAK performs input and output exactly once. This is essential since (1) is to be considered a specification of synchronous control.

A Tactical Framework for Hardware Design

3.1. Construction of a System Description

In order to construct a system description, an iterative specification is needed. Let us abuse the notation by moving the *puts* inside the calls to *ACK* and *NAK*. The assertion “ $\{now?(o)\}$ ” stands as a reminder that this was done.

$$\begin{aligned}
 ACK(i, o) &= \{now?(o)\} now?(i) \rightarrow NAK(next(i), put(true, o)), \\
 &\quad ACK(next(i), put(false, o)) \\
 NAK(i, o) &= \{now?(o)\} now?(i) \rightarrow NAK(next(i), put(false, o)), \\
 &\quad ACK(next(i), put(false, o))
 \end{aligned} \tag{2}$$

A single function is built by first introducing a parameter, $c \in \{ack, nak\}$, to indicate whether *ACK* or *NAK* is in control; then extracting a combination for the conditional; and distributing it across recursive calls. This transformation is discussed in [12], [13], and [14], with many examples; it is an instance of Harel’s compendium of folk theorems [9]. The result is

$$\begin{aligned}
 Select(p, q, v_0, v_1, v_2, v_3) &\stackrel{d}{=} \text{per } p \text{ viz } \begin{array}{l} ack : q \rightarrow v_0, v_1 \\ nak : q \rightarrow v_2, v_3 \end{array} \\
 SP(c, i, o) &= \{now?(o)\} \\
 &SP(Select(c, now?(i), nak, ack, nak, ack), \\
 &\quad Select(c, now?(i), next(i), next(i), next(i), next(i)), \\
 &\quad Select(c, now?(i), put(true, o), put(false, o), \\
 &\quad\quad put(false, o), put(false, o)))
 \end{aligned} \tag{3}$$

For any i and o , $SP(ack, i, o) \equiv ACK(i, o)$. Since SP is an instance of C , according to the characterization in Section 2 the corresponding sequential-system description is

$$\begin{aligned}
 SP(i, \delta) &= now?(O) \\
 \text{where} \\
 C &= ack ! Select(C, now?(I), nak, ack, nak, ack) \\
 I &= i ! Select(C, now?(I), next(I), next(I), next(I), next(I)) \\
 O &= \delta ! Select(C, now?(I), put(true, O), put(false, O), \\
 &\quad\quad put(false, O), put(false, O))
 \end{aligned} \tag{4}$$

The term $now?(O)$ replaces $[P, T]$ in the characterization. The signals clearly simplify, but it serves our purpose not to simplify them too much. I ’s

A Tactical Framework for Hardware Design

selector isn't needed and O 's is needed only for put 's first argument.

$$\begin{aligned}
 SP(\xi, \delta) &= now?(O) \\
 \text{where} \\
 C &= ack ! Select(C, now?(I), nak, ack, nak, ack) \\
 I &= \xi ! next(I) \\
 O &= \delta ! put(X, O) \\
 X &= Select(C, now?(I), true, false, false, false)
 \end{aligned} \tag{5}$$

I and O range over ports; they are complex signals that do not describe physical hardware. However, the surrounding system is concerned not with their content but only with the result of the operation $now?$. Therefore, let us encapsulate the defining expressions as combinations presenting the desired signals. In general, there are problem dependent subterms that should be retained, but the one instance in this case has already been identified as the signal X . Defining appropriate combinations $INPUT$ and $OUTPUT$ yields

$$\begin{aligned}
 SP(\xi, \delta) &= O' \\
 \text{where} \\
 C &= ack ! Select(C, I', nak, ack, nak, ack) \\
 I' &= INPUT(\xi) \\
 O' &= OUTPUT(\delta, X) \\
 X &= Select(C, I', true, false, false, false)
 \end{aligned} \tag{6}$$


and

$$INPUT(\xi) \stackrel{d}{=} now?(P) \text{ where } P = \xi ! next(P)$$

and

$$OUTPUT(\delta, B) \stackrel{d}{=} now?(P) \text{ where } P = \delta ! put(B, P)$$

A schematic can be drawn from these equations:



Component abstractions $INPUT$ and $OUTPUT$ hide the complex behaviors over ports from the concrete boolean signals in (6), leaving a description that

A Tactical Framework for Hardware Design

could reasonably be implemented. This encapsulation is one kind of *system factorization*.

From the laws of PORT in the sequential interpretation, $INPUT(p) \equiv p$ and $OUTPUT(p, B) \equiv B$. Hence, we may rewrite (6) as

$$SP(I) = O \quad \text{where} \quad \begin{cases} C = \text{ack} ! \text{Select}(C, I, \text{nak}, \text{ack}, \text{nak}, \text{ack}) \\ O = \text{Select}(C, I, \text{true}, \text{false}, \text{false}, \text{false}) \end{cases} \quad (7)$$

Description (7) is obtained more directly from the specification

$$\begin{aligned} ACK(i, o) &= i \rightarrow NAK(i, \text{true}), \\ &\quad ACK(i, \text{false}) \\ NAK(i, o) &= i \rightarrow NAK(i, \text{false}), \\ &\quad ACK(i, \text{false}) \end{aligned} \quad (8)$$

That is, the treatment of communication in PORT can be incorporated in the specification notation, as surely it should be. A refined semantics—at the very least a typing discipline—is needed to make sense of specifications that implicitly use PORT. However, this understanding is not needed in the transformation process; the same construction used to build (4) from (1) yields (7) from (8).

3.2. PAL Implementation of the Single Pulser

From (7), boolean equations are generated and targeted both to a PAL programmer and into VLSI layout facilities. Both (7) and the garbage collector in Section 5 are built with PALs. “PAL” stands for Programmable Array Logic, a general purpose logic device that also contains storage elements. Once programmed, a PAL circuit has the description

$$\lambda(Y_1, \dots, Y_n). [X_1^c, \dots, X_m^c, X_1^d, \dots, X_r^d]$$

where

$$\begin{aligned} X_1^c &= f_1(Y_1, \dots, Y_n, X_1^c, \dots, X_m^c, X_1^d, \dots, X_r^d) \\ &\vdots \\ X_m^c &= f_m(Y_1, \dots, Y_n, X_1^c, \dots, X_m^c, X_1^d, \dots, X_r^d) \\ X_1^d &= \phi ! f_{m+1}(Y_1, \dots, Y_n, X_1^c, \dots, X_m^c, X_1^d, \dots, X_r^d) \\ &\vdots \\ X_r^d &= \phi ! f_{m+r}(Y_1, \dots, Y_n, X_1^c, \dots, X_m^c, X_1^d, \dots, X_r^d) \end{aligned}$$

A Tactical Framework for Hardware Design

Each f_i is a boolean function subject to certain restrictions, such as the number of or's it can do. The values of n , m , and r vary in different packagings. Outputs X^c are combinational and signals X^d are stored in clocked, D-type flip-flops. A PAL "program" is a description of the functions f_i .

Recall that the selector combination for the single pulser is

$$\text{Select}(p, q, v_0, v_1, v_2, v_3) \stackrel{d}{=} \begin{array}{l} \text{per } p \text{ viz } \text{ack} : q \rightarrow v_0, v_1 \\ \text{nak} : q \rightarrow v_2, v_3 \end{array}$$

The method for implementing (7) is to generate a state assignment for each selection branch. This is a standard synthesis technique following [22]. The state associated with alternative v_i is the binary value of i ; represented in signals $[S_1, S_0]$. Boolean equations are developed in conjunction with an assignment of truth values for the symbolic constants. For (7), with nak represented as true, the following is essentially the input generated for the A+PLUS simplifier [1].

$$\begin{aligned} C^d &= (\bar{S}_1 \wedge \bar{S}_0) \vee (S_1 \wedge \bar{S}_0) \\ O^d &= \bar{S}_1 \wedge \bar{S}_0 \\ S_1^c &= (C \wedge \bar{I}) \vee (C \wedge I) \\ S_0^c &= (\bar{C} \wedge \bar{I}) \vee (C \wedge \bar{I}) \end{aligned}$$

The simplifier reduced the system to

$$\begin{aligned} S_0^c &= \bar{I} \\ S_1^c &= C \\ O^d &= \bar{S}_1 \wedge \bar{S}_0 \\ C^d &= \bar{S}_0 \end{aligned}$$

This is directed to the Altera LE-2 fuse burner to obtain a working single pulser in an Altera EP310 PAL [1].

The simplifier is understandably reluctant to remove signals, but the equations could clearly reduce further to

$$SP(I) = O \quad \text{where} \quad \begin{cases} C = \text{ack} ! I \\ O = \text{and}(I, \text{not}(C)) \end{cases} \quad (9)$$

as was the outcome in Winkel's and Prosser's text. Version (9) might be developed by a direct symbolic expansion of (7). We have not implemented this kind of analysis and make do with a state encoding passed through available simplifiers.

A Tactical Framework for Hardware Design

3.3. A Comment about Modeling

Since the ideas discussed below are not explicitly used later, this section can be skipped or read lightly.

The Single Pulser presents an opportunity to discuss the use of functional abstraction in bridging levels of hardware description. The underlying principle is that describing something as a function is the purest form of specification, carrying no suggestion of representation. A more complicated mathematical foundation is needed if functions are allowed in a *basis*, and Boute makes credible claims that functions aren't needed in this way [3]. Further examination of the issue is warranted; it is too early to preclude the free use of functions in hardware modeling.

The version of *SP* below uses *AndNot*, from Section 2, to suppress details of *O*'s defining equation in (9).

$$SP(I) = O \text{ where } \begin{cases} C = \phi ! I \\ O = \text{AndNot}(I, C) \end{cases} \quad (10)$$

Now, consider *AndNot*'s truth table with the idea of abstracting its second argument to a function on the first.

<i>u</i>	<i>v</i>	<i>AndNot</i> (<i>v</i> , <i>u</i>)	<i>u</i> : <i>v</i> → {true, false}
true	true	false	<i>u</i> (<i>v</i>) = false
true	false	false	
false	true	true	<i>u</i> (<i>v</i>) = <i>v</i>
false	false	false	

The right-most column shows that the functional abstraction of *u* is

$$\text{Abstr}(u) \stackrel{d}{=} u \rightarrow (\lambda v. \text{false}), (\lambda v. v)$$

The version of *SP* below uses the abstraction, treating signal *C* as a component whose function is governed by *I*.

$$SP(I) = O \text{ where } \begin{cases} C = \phi ! \text{Abstr}(I) \\ O = C(I) \end{cases} \quad (11)$$

For this system description to be meaningful, it must make sense to apply signals. Let us revise the sequential interpretation of application to allow it.

$$\text{If } X = F(\dots S^i \dots) \text{ then } X_k = F_k(\dots S_k^i \dots).$$

A Tactical Framework for Hardware Design




FIGURE 3-1. EXECUTABLE DESCRIPTION OF SP

The interpretation of a base operation is then a constant sequence

$$\boxed{f} = (f, f, \dots)$$


The values $\{(\lambda v.v), (\lambda v.\text{false})\}$ suggest a pass transistor with a pull-false resistor. If I were already abstracted, and taking

$$\text{Delay}_x(I) \stackrel{d}{=} x ! I$$

we get

$$SP(I) = (\text{Delay}_\phi I)(I) \tag{12}$$

Hence, we might consider implementing SP in NMOS as



A Tactical Framework for Hardware Design

However, it remains to solve for independent basis of values, in order to eliminate the false in $\{(\lambda v.v), (\lambda v.\text{false})\}$. A set that works is $\{(\lambda v.v), (\lambda u.\lambda v.v)\}$ as is demonstrated by the program in Figure 3-1. Whether this is a useful transistor model is a matter for study. Also of interest is the manner by which a logic description transforms to a gate description, and in general, the role of function abstractions in developing such transformations.

4. Factorization of System Descriptions

A system factorization encapsulates a subsystem in order to remove some collection of operations from the surrounding description. This is called “abstract component factorization” in [12] referring to the use of abstract data types in decomposing software systems into information hiding modules. After building a basic vocabulary of elementary transformations, we look at a small example to get a sense of what a factorization does.

Identification is giving a name to an expression by adding a signal equation for it. Identification of like terms by a single equation has the effect of eliminating redundant circuitry when the occurrence of a term corresponds to an instance of physical hardware.

Grouping is the collection of terms into a single equation. A set of equations $\{X_i = S_i\}$ may be rewritten as

$$[\dots X_i \dots] = [\dots S_i \dots]$$

Grouping is sometimes done to develop physical decompositions. The expression $[\dots S_i \dots]$ might describe a physical package; recall the n -bit *Adder* in Section 2, in which *BitSum* combinations stand for groupings.

As before, *combination* is the formation of a lambda-combinator, or “macro,” or “repeated-pattern symbol” in drafting terminology. Examples are *AndNot*, *BitSum*, and *Adder* in Section 2; *Select*, *INPUT*, *OUTPUT*, and *SP* in Section 3.

Distribution is the symbolic application of a distributive law. A key instance is the law for selection that says

$$\text{if}[p, f(x), g(y)] \equiv (\text{if}[p, f, g]) (\text{if}[p, x, y])$$

This rule extends to *Select* combinations—it was used in equation (5) of Section 3.1 to get the signal X —but we shall explore its use with the binary selector, as above.

A Tactical Framework for Hardware Design

Generalization is the introduction of extraneous don't-care arguments. It is typically done in order to distribute selection over non-uniform alternatives.

$$\text{if}[p, f(x, y), g(u, v, w)]$$

is rewritten as

$$(\text{if}[p, f', g])(\text{if}[p, x, u], \text{if}[p, y, v], \text{if}[p, \phi, w])$$

with f extended to

$$f'(a, b, c) \stackrel{d}{=} f(a, b).$$

Collation is a merging of signals by instantiating ϕ s. An example is to replace

$$\left\{ \begin{array}{l} X = \text{if}[p, s, \phi] \\ Y = \text{if}[p, \phi, t] \end{array} \right\} \quad \text{with} \quad \{XY = \text{if}[p, s, t]\}$$

We sketch this elementary algebra in a small example involving two signals with a common selection predicate.

$$\begin{aligned} U &= \text{if}[p, \text{add}(A, B), \text{inc}(C)] \\ X &= \text{if}[p, \text{dcr}(D), \text{add}(E, F)] \end{aligned} \tag{1}$$

The operations' names suggest arithmetic functions and it is assumed that all signals enjoy a uniform representation. The goal is to reduce the number of components by distributing selection in the system. With this in mind, (1) is expanded to

$$\begin{aligned} U &= \text{if}[p, V, W] \\ V &= \text{add}(\text{if}[p, A, \phi], \text{if}[p, B, \phi]) \\ W &= \text{inc}(\text{if}[p, \phi, C]) \\ X &= \text{if}[p, Y, Z] \\ Y &= \text{dcr}(\text{if}[p, D, \phi]) \\ Z &= \text{add}(\text{if}[p, \phi, E], \text{if}[p, \phi, F]) \end{aligned} \tag{2}$$

We get a single *add* by collating V and Z .

$$\begin{aligned} U &= \text{if}[p, VZ, W] \\ W &= \text{inc}(\text{if}[p, \phi, C]) \\ VZ &= \text{add}(\text{if}[p, A, E], \text{if}[p, B, F]) \\ X &= \text{if}[p, Y, VZ] \\ Y &= \text{dcr}(\text{if}[p, D, \phi]) \end{aligned} \tag{3}$$

A Tactical Framework for Hardware Design

The arguments to *inc* and *dcr* also merge and we can express *W* and *Y* as a single signal

$$WY = (\text{if}[p, \text{dcr}, \text{inc}])(\text{if}[p, D, C])$$

The component-expression $\text{if}[p, \text{dcr}, \text{inc}]$ is represented in concrete terms by encoding *dcr* and *inc* in an *instruction signal* ranging over symbols {up, dn}.

$$\begin{aligned} U &= \text{if}[p, VZ, WY] \\ X &= \text{if}[p, WY, VZ] \\ VZ &= \text{add}(\text{if}[p, A, E], \text{if}[p, B, F]) \\ WY &= \text{UPDN}(\text{if}[p, \text{dn}, \text{up}], \text{if}[p, D, C]) \end{aligned} \tag{4}$$

Instructions are interpreted by a synthesized abstraction of *WY*'s behavior.

$$\text{UPDN}(I, S) \stackrel{d}{=} \text{per } I \text{ viz } \begin{array}{l} \text{up: } \text{inc}(S) \\ \text{dn: } \text{dcr}(S) \end{array}$$

Of course, there are alternative decompositions. For instance, one could introduce a component abstraction for each of *U* and *X*. Unary operations in (1) are generalized to get a uniform actual parameter:

$$\begin{aligned} U &= \text{if}[p, \text{add}(A, B), \text{inc}'(C, \phi)] \\ X &= \text{if}[p, \text{dcr}'(D, \phi), \text{add}(E, F)] \end{aligned} \tag{5}$$

and two combinations are introduced, with synthesized instruction signals.

$$\begin{aligned} U &= \text{ADDINC}(\text{if}[p, \text{add}, \text{up}], \text{if}[p, A, C], B) \\ X &= \text{DCRADD}(\text{if}[p, \text{dn}, \text{add}], \text{if}[p, D, E], F) \end{aligned}$$

where

$$\text{ADDINC}(I, S, T) \stackrel{d}{=} \text{per } I \text{ viz } \begin{array}{l} \text{add: } \text{add}(S, T) \\ \text{up: } \text{inc}'(S, T) \end{array} \tag{6}$$

and

$$\text{DCRADD}(I, S, T) \stackrel{d}{=} \text{per } I \text{ viz } \begin{array}{l} \text{dn: } \text{dcr}'(S, T) \\ \text{add: } \text{add}(S, T) \end{array}$$

Abstract components *UPDN*, *ADDINC*, and *DCRADD* are *system factorizations*. These kinds of transformations are motivated by a variety of

A Tactical Framework for Hardware Design

global considerations, such as physical packaging, routing, and logical decomposition. One function of the transformation system is to execute the steps of a factorization correctly. The process has several implicit steps, including

- (A) Determining a set of *subject terms*.
- (B) Isolating these terms in the surrounding description.
- (C) Executing some collation tactic.
- (D) Generating a symbolic instruction signal.
- (E) Synthesizing a correct component specification.
- (F) Incorporating the component in the description.

The subject terms are those that apply an operation which is to be encapsulated. We have implemented two ways of doing (A). The first, called a *general factorization*, is to state the set of operations that are to be encapsulated. The subject terms are those in which one of the set is applied. The second, called a *signal factorization*, encapsulates a signal; in this case the subject terms are those in which that signal's name occurs as an argument.

Descriptions (3) and (4), above, are general factorizations. In (3), the set of subject terms are those using *add*; in (4), subject terms develop from the set $\{inc, dcr\}$. Description (6) results from two general factorizations of (1), each restricted to a single signal equation. Subject terms are determined by $\{add, inc\}$ for signal U and $\{add, dcr\}$ for signal X .

In a signal factorization, the encapsulated operations are those applied to a named signal. The combinations *INPUT* and *OUTPUT* in Section 3.1 are examples. The purpose is often to isolate (more) concrete signals from (more) complex signals. Subject terms $\{d_i(T, \dots)\}$ are identified and grouped with the signal of interest, which typically has the form

$$T = \check{t}! \text{Select}(\dots c_j(T, \dots) \dots)$$

If the basis is Θ/Γ , then T has type Θ ; the operations $c_j: (\Theta \times \Gamma^r) \rightarrow \Theta$, inside T 's equation, build new complex values; and those $d_i: (\Theta \times \Gamma^n) \rightarrow \Gamma^m$ in the surrounding system extract concrete values. The component abstraction encloses all references to and operations on T , taking an appropriate instruction signal as an input:

$$\Theta(\check{t}, I, \dots) \stackrel{\text{d}}{=} [\dots d_i(T, \dots) \dots]$$

where $T = \check{t}!$ per I viz \dots instruction $_j$: $c_j(T, \dots) \dots$

A Tactical Framework for Hardware Design

Θ specifies how *any* implementation must behave in relation to the surrounding circuit. However, Θ is itself an abstract behavioral description. We do not derive implementations from such specifications and would like a compatible means of verification for establishing the correctness of implementations.

The factorizations now done by the transformation system are entirely syntactic and depend on convention. Factorization steps (A) through (F) raise theoretical and analytical issues. For example, generalization depends on assumptions of type-compatibility among the subject operations. It is not always possible to form reasonable combinations from a set of subject terms, due to clashes in collation. Factorizations are often motivated by unstated assumptions about the implementation. Despite these problems, we find this way of manipulating design descriptions to be natural and powerful. Fairly simple factorizations seem adequate for decomposing designs at levels of description that are typical in digital design.

5. Derivation of a Garbage Collector

This section sketches a non-trivial design exercise that has been carried to hardware. The accompanying figures are intended to be *impressionistic* and are included mainly to give a sense of the derivation process. Figures 5-1 through 5-5, at the end of this paper, are developed directly from the representations used in the transformations system, but they are highly condensed. They convey little of the logical design, whose details are explained by Boyer [4]. The transformation system is due to Bose [2].

The derivation strategy is governed by architectural considerations. The design is targeted for a bit-slice implementation in PALs. We have the means to prototype quickly in this technology, using a Logic Engine [17], which provides a large wire-wrap panel, secure power and clocking, and good digital display facilities. In addition, the Logic Engine houses a general purpose microprogramming environment, which is used to implement the peripheral system needed to exercise the design. The collector has been tested against heaps generated by a Scheme implementation [5].

PALs have a good switching capacity, and a bit-slice implementation of the collector eliminates the need for an internal register bus. On the other hand, bit-slicing in PALs precludes a direct implementation of arithmetic, due to intolerable propagation delays. Hence, conventional arithmetic components are used in the design.

Figure 5-1 is a specification for a *stop-and-copy* garbage collector [7]. This kind of collector divides memory into two semispaces, only one being

A Tactical Framework for Hardware Design

active at any time. When the allocator exhausts available space, the collector copies and compresses the heap image into the inactive space. The roles of the two semispaces are then exchanged. The specified collector compresses a heap that includes binary list cells, vectors, and relocatable segments of data; there is also a provision for bypassing non-relocatable segments. Details of the collection algorithm and representations of collected objects are not important to what follows. They are explained in [4]. Relevant details can be seen in the following portion of Figure 5-1.

$$\begin{aligned} \text{DRIVER}(M_1, M_2, H, D, C, U, A, GO, R) = \\ \text{eq?}(U, A) \rightarrow \text{IDLE}(M_2, M_1, H, D, C, U, A, GO, \text{true}), \\ \text{NEXT}(M_1, M_2, \text{read}(M_1, U), D, C, U, A, GO, R) \end{aligned}$$

The formal argument describes the “registers” at this level of description. Parameters M_1 and M_2 have type MEMORY and are subject to operations $\text{read}(*, *)$ and $\text{write}(*, *, *)$. The design uses two distinct physical memories for the semispaces, and operates simultaneously on both during collection. Registers H and D each hold a CONTENT, with field manipulations $\text{ptr}(*)$, $\text{tag}(*)$, and $\text{cell}(*, *)$. C , U , and A are of type ADDRESS with arithmetic operations $\text{inc}(*)$, $\text{dcr}(*)$, $\text{add}(*, *)$, $\text{btow}(*)$, $\text{addinc}(*, *)$, and $\text{incadd}(*, *)$. The btow operation rounds byte offsets to word boundaries; addinc and incadd are combinations of addition and incrementing. The remaining parameters, GO and R , are boolean communication ports. Ports are treated in the manner of Section 3.1.

Figure 5-1 is an unstructured register-transfer description. Each recursive function is a point of control, whose invocation could be thought of as a parallel assignment to the registers and a transfer of control. This suggests that the NEXT branch in DRIVER literally exchanges M_1 and M_2 . Since this is unreasonable in standard technology, the alternative used in this design makes explicit the fact that memory paths are switched, and not memories themselves. A boolean register W records which memory is active. For instance, DRIVER becomes

$$\begin{aligned} \text{DRIVER}(M_1, M_2, H, D, C, U, A, GO, R, W) = \\ \text{eq?}(U, A) \rightarrow \\ \text{IDLE}(M_1, M_2, H, D, C, U, A, GO, \text{true}, \text{not}(W)), \\ W \rightarrow \\ \text{NEXT}(M_1, M_2, \text{read}(M_2, U), D, C, U, A, GO, R, W), \\ \text{NEXT}(M_1, M_2, \text{read}(M_1, U), D, C, U, A, GO, R, W) \end{aligned}$$

and similarly for the whole of Figure 5-1. Since all memory operations are predicated by a test on W , the size of the specification is nearly doubled. The

A Tactical Framework for Hardware Design

manner of introducing W reflects the planned implementation. W might be seen as an input to a **TWOMEMORY** component abstraction and would then be added as an argument to *read* and *write*. However, the PALs provide enough gates to switch the data paths internally. Making W a selection predicate leads to this implementation.

The design's selector, *SEL*, in Figure 5-2, and the initial system description, in Figure 5-3, are both mechanically derived. The grouping of predicates, called *STATUS* in Figure 5-2, was done manually to condense Figure 5-3. This combination is automatically encapsulated later in the derivation process.

Five system factorizations are applied to Figure 5-3, resulting in Figures 5-4 and 5-5. These are signal factorizations of M_1 , M_2 , and C ; and two general factorizations of arithmetic. Subject terms for one of the general factorizations are indicated by boxes in Figure 5-3. The transformation system must correctly draw these terms into a single combination and synthesize an abstract component specification.

Factorization of signal M_1 (and M_2 similarly) leaves residual signals $M_{1.I}$, $M_{1.A}$, and $M_{1.D}$ (instruction, address, and data).

$$M_1 = \text{MEMORY}(\phi, M_{1.I}, M_{1.A}, M_{1.D})$$

$$M_{1.I} = \text{SEL}(P, \textcircled{C}, \textcircled{C}, \textcircled{C}, \textcircled{C}, R, R, \textcircled{C}, \textcircled{C}, \textcircled{C}, \textcircled{C}, W, W, W, \textcircled{C}, W, \textcircled{C}, W, \textcircled{C}, R, W, \textcircled{C}, W, R, W, W, \textcircled{C}, R, W, R, W, W, \textcircled{C}, R, W)$$

$$M_{1.A} = \text{SEL}(P, \phi, \phi, \phi, \phi, U, H, \phi, \phi, \phi, \phi, U, H, A, \phi, U, \phi, A, \phi, Z_2, U, \phi, A, Z_1, A, H, \phi, Z_2, Z_1, Z_1, U, H, \phi, Z_2, Z_1)$$

$$M_{1.D} = \text{SEL}(P, \phi, \phi, \phi, \phi, \phi, \phi, \phi, \phi, \phi, \text{cell}(H, D), \text{cell}(\text{fwd}, A), D, \phi, \text{cell}(H, A), \phi, D, \phi, \phi, \text{cell}(H, A), \phi, D, \phi, D, \text{cell}(\text{fwd}, A), \phi, \phi, D, \phi, \text{cell}(H, A), \text{cell}(\text{fwd}, A), \phi, \phi, D)$$

These connect to the abstract component **MEMORY**, whose description in Figure 5-5 is a byproduct of the factorization. Instructions to a **MEMORY** are \textcircled{C} (do nothing), R (read), and W (write).

$$\text{MEMORY}(\check{m}, \text{Inst}, \text{Addr}, \text{Data}) \stackrel{d}{=} \text{read}(M)$$

where

$$M = \check{m} ! \text{Interpret}(M, \text{Inst}, \text{Addr}, \text{Data})$$

and

$$\text{Interpret}(m, \text{inst}, \text{addr}, \text{data}) \stackrel{d}{=} \text{per inst viz } \textcircled{C} : m$$

$$R : m$$

$$W : \text{write}(m, \text{addr}, \text{data})$$

A Tactical Framework for Hardware Design

Factorization of signal C encapsulates the combinational operations on register C ; these constitute a counter.

Next, two general factorizations of arithmetic yield three abstract components. The operation $btow$ is hidden in a component $BYTETOWORD$. Finally, subject terms are developed from the set

$$\{add, inc, dcr, addinc, incadd\}.$$

As is illustrated in Section 4, generalizations of the subject terms must be collated into signal equations. In this case, the attempt to collate leads to clashes, which means that more than one adder is needed. When this happens, the transformation system must partition the subject terms to generate additional component abstractions. Partitioning is interactive because it involves tactical design considerations. For example, the residual signal $Z2.B$ in Figure 5-4 simplifies to C as a result of the partitioning choice.

Two issues of concern in this work are the degree to which specifications must anticipate factorizations, and the effort needed to revise descriptions when factorizations don't satisfy engineering intentions. More serialization of addition might be coded in the specification, but two adders are tolerated because the intent is to keep the memories busy. On a design of this size, it is reasonable to experiment rather than to analyze. In fact, the first derivation attempt led to *three* adders, and the specification was subsequently changed. Re-execution of the derivation went through quickly. A more timely serialization, through transformations on Figure 5.3 for example, is worth study but is beyond the current capabilities of our system.

Subsequent algebra is directed toward a physical organization and consequently toward a boolean representation of the symbolic basis. One reason for directing this derivation toward a bit-slice implementation is the lack of mechanisms for imposing representations. The derivation strategy minimizes the impact of this gap in automation. This is a central issue in the continuation of this work, which we discuss briefly in Section 6.

Figure 5-4 is a description in which all substantial operations are factored out. The remaining equations are in terms of selection and record manipulation, and the latter are realized implicitly in the architecture. For example, the operation ptr is simply the extraction of a 24-bit ADDRESS field from a 32-bit CONTENT. Each bit slice represents the projection of an n -bit quantity to a single bit. That is, the signals in Figure 5-4, excluding Q , can be interpreted as single-bit projections; field manipulations project to identity

A Tactical Framework for Hardware Design

functions and can be ignored. What remains is a system of boolean selections that assemble to PAL fuse maps (Recall the generic PAL description in Section 3.2).

In this interpretation, a bit-sliced collector is described by n instances of Figure 5-4, connected in parallel to the component abstractions. However, some equations are irrelevant in certain slices. The projection of bit $N + m$ of an N -bit vector is vacuous; equations for N -bit signals need not appear in the description of slice $N + m$.

Figure 5-6 shows the physical composition of the collector. Six distinct PAL descriptions are developed, each implementing a subset of equations in Figure 5-4, with some differing only in their representation of constants. Internal descriptions of components *PALa* through *PALf* can be inferred from the equations that use them. For instance, the equation

$$[H_{24}, D_{24}, M1.D_{24}, M2.D_{24}] = PALb(CMD, M1, M2, R)$$

indicates that *PALb* is described by equations for H , D , $M1.D$, and $M2.D$ in Figure 5-4. A broadcast command signal is specified as:

$$CMD = SEL(Q, 0, 1, \dots, 33)$$

The encoding is automatically synthesized to obtain description *PALsel*. The decoding of *CMD* is manifested in the remaining components, as illustrated in Section 3.2. Signals S , W , R , $M1.I$, $M2.I$, $C.I$, $Z1.I$, and $Z2.I$ are packaged in a single component *PALinst*. The equations for multiple-bit signals are manually replicated and constants assigned. The boolean description of *PALinst* is then automatically generated.

All PAL descriptions are generated, reduced, and translated to Altera Design Files. Simplification is done by Espresso [19]. Thirty-four instances of eight descriptions, *PALsel*, *PALinst*, *PALa*, ..., *PALf* are assembled to Altera PALs to implement the majority of the collector's architecture. Figure 5-7 shows a custom PLA realization of the *PALa* bit slice, the largest of eight boolean descriptions. It is generated from the same design file by the MPLA function of the Berkeley VLSI tools [19]. Four register feedback paths are added manually in Magic.

The *STATUS* combination (Figure 5-2) and two dynamic-RAM memories are built by hand. Standard LSI is used to realize specifications of the arithmetic abstract components. The prototype is wire-wrapped on a Logic Engine, where a microprogrammed serial interface cross-loads heap images from an Apollo workstation. The workstation hosts the benchmark Scheme implementation.

A Tactical Framework for Hardware Design

6. Summary and Directions

A digital engineer balances many considerations when developing an implementation. A need to decompose descriptions in orthogonal hierarchies is fundamental, and system factorizations are a basic mechanism for syntactic decomposition. We are just beginning to explore what parameters are involved in factorization. This paper looks at impositions of logical and physical structure, including the control/architecture decomposition, the use of complex types in specification, and physical partitionings.

The transformation system discussed here establishes a path to physical implementation. It is envisaged as a vehicle for exploring how functional modeling techniques can be brought to bear on a wider range of target technologies. We see a working relationship between this approach and hardware verification research. At the same time, a transformational discipline seems practical without being tied to formal correctness. The frontier of our work is to confront the problem of representing abstract bases in low level digital descriptions.

Derived implementations are correct provided that (1) their specifications are correct, (2) the transformations preserve correctness, and (3) the physical elements used accurately model the theory of description. These are three ways that formal verification methods integrate with a transformational design. In the other direction, hardware verification needs automation to compose “theorems” because hardware proofs (e.g., [8], [11], [15], [6]), almost necessarily, follow the logical structure of design. We use Hunt’s FM8501 proof [11] as an example of the relationship. The proof has two levels, one addressing the implementation of an arithmetic basis, the other a realization of instruction semantics. To get a physical description of FM8501, it remains to derive a sequential-system description from its register-transfer specification, to incorporate the representation of the ground type, and to develop an appropriate physical organization of the whole. It is toward these kinds of manipulations that our transformations are directed. For the garbage collector derived in Section 5, integrating Hunt’s proof of arithmetic primitives would secure a “more correct” implementation.

There was no digital debugging of the garbage collector derived in Section 5. Though mistakes were made in assembling the prototype, none were found in the programmed hardware. The collector worked on its first full test. The control algorithm was well understood. The specification and intermediate forms (e.g., Figures 5–1 through 5–5) are executable; implementation proceeded directly from a tested specification. The later stages of derivation could also have been used to explore the design, but were not in this exercise.

A Tactical Framework for Hardware Design

In addition, Figure 5-1 served almost immediately as a simulation of the algorithm. On representative heaps, the derived collector is 62 to 98 times faster than a compatible 68000 implementation. The hardware collects at a rate of about 5M bytes per second. The main factors in speed improvement are hardware support of tagged data, broader data paths, parallel activity on two memories, and the usual gains over software implementation of an algorithm [4]. The derivation process exposed optimizations in physical organization and these led to revisions (i.e., manual transformations) on the initial description. One instance discussed was the decision to switch memory paths internally in PALs, which lead to a more conventional memory abstraction. The derived collector is comparable to a design developed manually using structured digital design techniques for the same class of components. The experience convinces us that engineering can be done in the linear notation exhibited in this paper. That is, the transformation system presented an adequate global view of the design while factorizations isolated facets of immediate interest.

Targeting the garbage collector for a bit-slice PAL implementation was an expedient derivation strategy. A number of practical problems were circumvented. At the same time, a fundamental formal issue was also bypassed; it is the problem of incorporating representations. In the figurative sense of Section 1, the "concrete" type Γ is replaced by a suitable representation, G

$$\begin{array}{ccccccc}
 S_{\Theta/\Gamma} & \longrightarrow & I_{\Theta/\Gamma} & \longrightarrow & C_{\Theta/\Gamma} & \longrightarrow & C'_{\Gamma} \parallel \Theta_{\Gamma} \\
 & & & & & & \downarrow \\
 & & & & & & C'_G \parallel \Theta_G \longrightarrow \dots
 \end{array}$$

The derivation in Section 5 is tailored to make this step superficial. Bit slices are an extreme example of orthogonal logical and physical decompositions. They project the logical structure into each physical component. For a glimpse at this issue, let us consider incorporating addition in the garbage collector's data path. Using the *Adder* defined in Section 2, it is not hard to see that *BitSum* combinations would be incorporated in each projection. A different physical organization, such as partitioning for 4-bit slices, would also have to be imposed on *Adder*. One PAL description, *PALinst* in Figure 5-6, was interactively developed for a similar reason.

Incorporating representations can be highly exacting and therefore needs automation. However, a general treatment should not be restricted to the simple types involved in this paper's examples. Discussions in Section 3 suggest that abstraction and hierarchy are useful in this dimension of derivation. Considered as a component for a list processing system, the garbage collector implements the complex type HEAP in a processor specification [21]. Theories

A Tactical Framework for Hardware Design

for representation are developing that will have an impact for both hardware and software engineering methodology.

This work reflects a view of digital engineering as a creative endeavor. Automated support should present intuitive facets of design while correctly maintaining the relationships among them. We seek characterizations of basic abstractions, to be codified in an algebraic framework. Our early experience with this approach suggests that reasonable and correct implementations can be derived through a manageable set of general transformations. The immediate challenge is to broaden the range of implementations while preserving generality in the algebra.

Acknowledgments

Will Clinger made numerous contributions to the design exercise reported in Section 5, including his implementation of the Scheme test bed. Eric Ost helped establish the test environment. Bob Wehrmeister provided essential support in the integration of design and fabrication tools. We are grateful to David Winkel and Franklin Prosser for their insights in methodology and their help in constructing the prototype.

References

- [1] Altera Corporation, *Altera Programmable Logic User System User Guide (Version 4.0)*, Altera Corporation, Santa Clara, 1985,
- [2] Bose, Bhaskar, *Hardware Derivation from a High Level Specification: an Automated Transformation System Implementation*, in progress.
- [3] Boute, R. T., Current Work on the Semantics of Digital Systems, in G. Milne and P. Subrahmanyam (eds.) *Formal Aspects of VLSI Design*, North-Holland, Amsterdam, 1986, 99–112.
- [4] Boyer, C. David, *A Transformationally Correct Hardware Garbage Collector Implementation*, in progress.
- [5] Clinger, William C., *The Scheme 312 Version 4 Reference Manual*, 1985 (unpublished).
- [6] Cohn, Avra, *A Proof of Correctness of the Viper Microprocessor: The First Level*, *this volume*.
- [7] Fenichel, R., and J. Yochelson, A LISP garbage-collector for virtual-memory computer systems, *Comm. ACM* 12(11):611–612 (1969).

A Tactical Framework for Hardware Design

- [8] Gordon, Mike, Proving a Computer Correct, University of Cambridge Computer Laboratory Technical Report No. 42, Cambridge, 1983.
- [9] Harel, David, On folk theorems *Comm. ACM* **23** (7):379–389, (1980)
- [10] Hill, F. J. and G. R. Peterson, *Introduction to Switching Theory and Logical Design* (Third Ed.), John Wiley&Sons, New York, 1981.
- [11] Hunt, Warren A., Jr., *FM8501: A verified Microprocessor*, Ph.D. dissertation, Technical Report 47, Institute for Computing Science, The University of Texas at Austin, 1985.
- [12] Johnson, Steven D., Digital Design in a Functional Calculus, in G. Milne and P. Subrahmanyam (eds.) *Formal Aspects of VLSI Design*, North-Holland, Amsterdam, 1986, 153–178.
- [13] Johnson, Steven D., Applicative Programming and Digital Design, *Proc. Eleventh Annual ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages* (1984), 218–227.
- [14] Johnson, Steven D., *Synthesis of Digital Designs from Recursion Equations*, *The ACM Distinguished Dissertation Series*, The MIT Press, 1984.
- [15] Joyce, Jeffrey, Formal Verification and Implementation of a Microprocessor, *this volume*.
- [16] O'Donnell, John T., Hardware Description with Recursion Equations, *Proc. 8th International Symposium on Computer Hardware Description Languages and their Applications*, Amsterdam, April, 1987.
- [17] Prosser, Franklin P., and David E. Winkel, The Logic Engine Development System—Support for Microprogrammed Bit-Slice Development, *Proc. Micro 16*, 84–91.
- [18] Rees, Jonathan and William C. Clinger (eds.), Revised³ Report on the Algorithmic Language Scheme, Indiana University Computer Science Department Technical Report No. 174, Bloomington, December, 1986.
- [19] Scott, Walter S., Robert N. Mayo, Gordon Hamachi, and John K. Ousterhout (eds.), 1986 VLSI Tools, Report No. UCB/CSD 86/272, Computer Science Division (EECS), University of California at Berkeley, 1985.
- [20] Winkel, David E., What Next for PALs. Technical Report No. 188, Indiana Univ. Computer Science Dept., Bloomington, Indiana, February, 1986.
- [21] Winkel, David E. and Christopher T. Haynes, Hardware Design Using Functionally Connected Units, Indiana University Computer Science Dept. Technical Report No. 219, *submitted for publication*.
- [22] Winkel, David E., and Franklin P. Prosser. *The Art of Digital Design, 2nd Edition* Prentice-Hall, Englewood Cliffs, New Jersey, 1986.

A Tactical Framework for Hardware Design

```

IDLE(M1, M2, H, D, C, U, A, GO, R) =
  GO → NEXT(M1, M2, *H*, D, C, 0, 0, GO, false),
      IDLE(M1, M2, H, D, C, U, A, true)

DRIVER(M1, M2, H, D, C, U, A, GO, R) =
  eq?(U, A) → IDLE(M2, M1, H, D, C, U, A, GO, true),
             NEXT(M1, M2, read(M1, U), D, C, U, A, GO, R)

NEXT(M1, M2, H, D, C, U, A, GO, R) =
  pointer?(H) → OBJ(M1, M2, H, read(M2, H), C, U, A, GO, R),
  bvec?(H) → DRIVER(M1, M2, H, D, C, addinc(U, btow(ptr(H))), A, GO, R),
                DRIVER(M1, M2, H, D, C, inc(U), A, GO, R)

OBJ(M1, M2, H, D, C, U, A, GO, R) =
  eq?(fwd, tag(D)) →
    DRIVER(write(M1, U, cell(H, D)), M2, H, D, C, inc(U), A, GO, R),
  eq?(pair, tag(H)) →
    PAIR1(write(M1, A, D), write(M2, H, cell(fwd, A)), H, D, C, U, A, GO, R),
  eq?(vec, tag(H)) →
    VEC(write(M1, U, cell(H, A)), M2, H, D, ptr(D), inc(U), A, GO, R),
  eq?(bvec, tag(H)) →
    BVEC(write(M1, A, D), M2, H, cell(D, btow(ptr(D))),
          btow(ptr(D)), U, A, GO, R),
  eq?(fbvec, tag(H)) →
    DRIVER(M1, M2, H, D, C, inc(U), A, GO, R),

PAIR1(M1, M2, H, D, C, U, A, GO, R) =
  PAIR2(write(M1, U, cell(H, A)), M2, H, read(M2, inc(ptr(H))),
        C, U, inc(A), GO, R)

PAIR2(M1, M2, H, D, C, U, A, GO, R) =
  DRIVER(write(M1, A, D), M2, H, D, C, inc(U), inc(A), GO, R)

VEC(M1, M2, H, D, C, U, A, GO, R) =
  VLOOP(write(M1, A, D), M2, H, read(M2, add(ptr(H), C)), dcr(C), U, A, GO, R)

VLOOP(M1, M2, H, D, C, U, A, GO, R) =
  eq?(C, -1) →
    DRIVER(M1, write(M2, H, cell(fwd, A)), H, D, C, U, incadd(A, ptr(D)), GO, R),
    VLOOP(write(M1, incadd(C, A), D), M2, H, read(M2, add(ptr(H), C)),
          dcr(C), U, A, GO, R)

BVEC(M1, M2, H, D, C, U, A, GO, R) =
  BLOOP(write(M1, U, cell(H, A)), M2, H, read(M2, add(ptr(H), ptr(D))),
        dcr(C), inc(U), A, GO, R)

BLOOP(M1, M2, H, D, C, U, A, GO, R) =
  eq?(C, -1) →
    DRIVER(M1, write(M2, H, cell(fwd, A)), H, D, C, U,
          incadd(A, btow(ptr(D))), GO, R),
    BLOOP(write(M1, incadd(C, A), D), M2, H, read(M2, add(ptr(H), C)),
          dcr(C), U, A, GO, R)

```

FIGURE 5-1. GARBAGE COLLECTOR SPECIFICATION

A Tactical Framework for Hardware Design

```

SEL([p0, p1, p2, W, p4, p5, p6, p7, p8, p9, p10, p11],
    v0, v1, v2, v3, v4, v5, v6, v7, v8, v9, v10, v11, v12, v13, v14, v15, v16, v17,
    v18, v19, v20, v21, v22, v23, v24, v25, v26, v27, v28, v29, v30, v31, v32, v33)
 $\stackrel{d}{=} \text{per } p_0 \text{ viz}$ 
    idle : p1 → v0, v1
    driver : p2 → v2,
                W → v3, v4
    next : p4 → W → v5, v6,
                p5 → v7, v8
    obj : p6 → W → v9, v10,
                p7 → W → v11, v12,
                p8 → W → v13, v14,
                p9 → W → v15, v16,
                p10 → v17, φ
    pair1 : W → v18, v19
    pair2 : W → v20, v21
    vec : W → v22, v23
    vloop : p11 → W → v24, v25,
                W → v26, v27
    bvec : W → v28, v29
    bloop : p11 → W → v30, v31,
                W → v32, v33

STATUS(S, H, D, C, U, A, GO, W)  $\stackrel{d}{=} [ S$ 
    GO
    eq?(U, A)
    W
    pointer?(H)
    bvec?(H)
    eq?(fwd, tag(D))
    eq?(pair, tag(H))
    eq?(vec, tag(H))
    eq?(bvec, tag(H))
    eq?(fbvec, tag(H))
    eq?(C, -1)
    ]

```

FIGURE 5-2. SELECTOR COMBINATION AND STATUS GROUPING

A Tactical Framework for Hardware Design

```

M2 = MEMORY( $\phi$ , M2.I, M2.A, M2.D)
M2.I = SEL(P, C, C, C, R, C, C, R, C, C, W, C, W, W, W, C, W, C, C, W, R, W,
           C, W, R, C, W, W, R, W, R, C, W, W, R)
M2.A = SEL(P,  $\phi$ ,  $\phi$ ,  $\phi$ , U,  $\phi$ ,  $\phi$ , H,  $\phi$ ,  $\phi$ , U,  $\phi$ , A, H, U,  $\phi$ , A,  $\phi$ ,  $\phi$ , U, Z2, A,  $\phi$ ,
           A, Z1,  $\phi$ , H, Z1, Z2, U, Z1,  $\phi$ , H, Z1, Z2)
M2.D = SEL(P,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ , cell(H, D),  $\phi$ , D, cell(fwd, A),
           cell(H, A),  $\phi$ , D,  $\phi$ ,  $\phi$ , cell(H, A),  $\phi$ , D,  $\phi$ , D,  $\phi$ ,  $\phi$ , cell(fwd, A), D,
            $\phi$ , cell(H, A),  $\phi$ ,  $\phi$ , cell(fwd, A), D,  $\phi$ )

Z1 = ALU1(Z1.I, Z1.A, Z1.B)
Z1.I = SEL(P, C, C, C, C, C, C, C, AI, I, I, I, C, C, I, I, C, C, I, I, I, I, A, A, IA,
           IA, IA, IA, A, A, IA, IA, IA, IA)
Z1.A = SEL(P,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ , U, U, U, U,  $\phi$ ,  $\phi$ , U, U,  $\phi$ , U, A, A, A, A,
           ptr(H), ptr(H), A, A, C, C, ptr(H), ptr(H), A, A, C, C)
Z1.B = SEL(P,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ , Z3,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ , C,
           C, ptr(D), ptr(D), A, A, ptr(D), ptr(D), Z3, Z3, A, A)

Z2 = ALU2(Z2.I, Z2.A, Z2.B)
Z2.I = SEL(P, C, C, C, C, C, C, C, C, C, C, C, C, C, C, C, I, I, I, I, C, C,
           C, C, A, A, I, I, C, C, A, A)
Z2.A = SEL(P,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ , ptr(H),
           ptr(H), U, U,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ , ptr(H), ptr(H), U, U,  $\phi$ ,  $\phi$ , ptr(H),
           ptr(H))
Z2.B = SEL(P,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,
            $\phi$ ,  $\phi$ , C, C,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ , C, C)

Z3 = BYTETOWORD(Z3.I, Z3.B)
Z3.I = SEL(P, C, C, C, C, C, C, C, B, C, C, C, C, C, C, C, B, C, C, C, C, C,
           C, C, C, C, C, C, B, B, C, C)
Z3.B = SEL(P,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ , ptr(H),  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ , ptr(D), ptr(D),
            $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ ,  $\phi$ , ptr(D), ptr(D),  $\phi$ ,  $\phi$ )

```

FIGURE 5-4 (CONTINUED). FACTORED SYSTEM DESCRIPTION




FIGURE 5-5. FACTORED COMPONENT SPECIFICATIONS

A Tactical Framework for Hardware Design

$\text{COLLECTOR}(GO) \stackrel{d}{=} R$ where
 $P = \text{STATUS}(S, H, D, C, U, A, GO, W)$
 $\text{CMD} = \text{PALsel}(P)$
 $[S, R, W, M_1.I, M_2.I, Z_1.I, Z_2.I, C.I, Z_3.I] = \text{PALinst}(\text{CMD})$
 $M_1 = \text{MEMORY}(\phi, M_1.I, [M_1.A_{23} \cdots M_1.A_0], [M_1.D_{31} \cdots M_1.D_0])$
 $M_2 = \text{MEMORY}(\phi, M_2.I, [M_2.A_{23} \cdots M_2.A_0], [M_2.D_{31} \cdots M_2.D_0])$
 $Z_1 = \text{ALU1}(Z_1.I, [Z_1.A_{23} \cdots Z_1.A_0], [Z_1.B_{23} \cdots Z_1.B_0])$
 $Z_2 = \text{ALU2}(Z_2.I, [Z_2.A_{23} \cdots Z_2.A_0], [Z_2.B_{23} \cdots Z_2.B_0])$
 $C = \text{COUNT}(\phi, C.I, [C.D_{23} \cdots C.D_0])$
 $Z_3 = \text{BYTETOWORD}(Z_3.I, [Z_3.B_{23} \cdots Z_3.B_0])$
 $H \stackrel{\phi!}{=} [H_{31} \cdots H_0]$
 $D \stackrel{\phi!}{=} [D_{31} \cdots D_0]$
 $U \stackrel{\phi!}{=} [U_{23} \cdots U_0]$
 $A \stackrel{\phi!}{=} [U_{23} \cdots U_0]$
 $[H_0, D_0, U_0, A_0, M_1.A_0, M_1.D_0, M_2.A_0, M_2.D_0,$
 $Z_1.A_0, Z_1.B_0, Z_2.A_0, Z_2.B_0, C.D_0, Z_3.B_0]$
 $= \text{PALa}(\text{CMD}, M_1, M_2, Z_1, Z_2, C, Z_3, R)$
 \vdots
 $[H_{23}, D_{23}, U_{23}, A_{23}, M_1.A_{23}, M_1.D_{23}, M_2.A_{23}, M_2.D_{23},$
 $Z_1.A_{23}, Z_1.B_{23}, Z_2.A_{23}, Z_2.B_{23}, C.D_{23}, Z_3.B_{23}]$
 $= \text{PALa}(\text{CMD}, M_1, M_2, Z_1, Z_2, C, Z_3, R)$
 $[H_{24}, D_{24}, M_1.D_{24}, M_2.D_{24}] = \text{PALb}(\text{CMD}, M_1, M_2, R)$
 \vdots
 $[H_{27}, D_{27}, M_1.D_{27}, M_2.D_{27}] = \text{PALb}(\text{CMD}, M_1, M_2, R)$
 $[H_{28}, D_{28}, M_1.D_{28}, M_2.D_{28}] = \text{PALc}(\text{CMD}, M_1, M_2, R)$
 $[H_{29}, D_{29}, M_1.D_{29}, M_2.D_{29}] = \text{PALd}(\text{CMD}, M_1, M_2, R)$
 $[H_{30}, D_{30}, M_1.D_{30}, M_2.D_{30}] = \text{PALe}(\text{CMD}, M_1, M_2, R)$
 $[H_{31}, D_{31}, M_1.D_{31}, M_2.D_{31}] = \text{PALf}(\text{CMD}, M_1, M_2, R)$

FIGURE 5-6. GARBAGE COLLECTOR CIRCUIT DESCRIPTION

A Tactical Framework for Hardware Design




FIGURE 5-7. PLA IMPLEMENTATION OF COMPONENT PALa

VLSI SPECIFICATION, VERIFICATION AND SYNTHESIS

edited by

Graham Birtwistle
University of Calgary

and

P.A. Subrahmanyam
AT&T Bell Laboratories



KLUWER ACADEMIC PUBLISHERS
Boston/Dordrecht/Lancaster

A Tactical Framework for Hardware Design




FIGURE 5-7. PLA IMPLEMENTATION OF COMPONENT PALa